The effect of plasma damage on the MOSFET's flicker noise properties is examined in this work. We observe an abnormal noise peak in the l/f noise spectrum at around 2 KHz which is a characteristic of the plasma damage. The dependence of noise peak on the plasma induced degradation was studied in virgin n-and p channel MOSFETs and this peak is shown to correlate well with the amount of damage in the p-MOSFETs.
Introduction
Plasma process induced damage has been widely characterized in literature using various antenna structure devices and characterization schemes [1]- [3] . Antenna refers to any conductor connected to a floating gate during processing. Antenna ratio is defined as the ratio of the area of conducting surface, connected to the gate and lying over the thick field oxide, to the area of the gate lying over the thin gate oxide. Some work has been reported recently on the effects of plasma etching induced gate oxide degradation on MOSFETs l/f noise properties using such antenna structures 141-[6] . Since l/f noise is known to be extremely sensitive to interface properties, it serves as an excellent tool to study plasma process effects on the SUoxide interface degradation. This work reports on detailed flicker noise characteristi& in quarter-miaon nand p-channel MOSFETs as a function of gate voltage and antenna ratio. The effect of poly, metal-1, and contact etching on the noise behavior were also looked at as part of this study. Our results presented in this work clearly show that plasma etching processes produce near interfacial oxide traps which give rise to a characteristic peak around 2 KHz in the flicker noise behavior.
Experimental
Experiments were performed on 8-inch Si wafers using the Sematech-Process Induced Damage Effect Revealer (SPIDER) structures comprising antennas of different areas connected to the gate [l] . For this study poly, metal-1 and the contact etch antenna modules are used. MOSFET channel lengths were 0.35 pm for p-channel and 0.25 pm for the n-channel. Channel width was 5 pm and the gate oxide thickness was 90 A. The noise measurements were performed using a custom built low-noise amplifier and HP3561A dynamic signal analyzer [7] . Figure 1 shows the input-referred noise spectra for the n-channel MOSFETs at different gate voltages and for different antenna ratios. For higher gate voltages, there is a clear peak formation in the measured noise spectra at around 2 KHz. In order to understand the behavior of this abnormal noise peak, p-channel transistors are also characterized and the results are shown in Fig.2 . One can clearly notice the noise peak at around 2 KHz for both nand p-MOSFETs. In Figure 3 (a), it is verified that such a noise behavior is characteristic of the plasma processing itself and not because of any single process step. One can clearly see the peak in noise characteristics at around the same 2 KHz for poly, contact and metal etch modules. Figure 303) shows the same for a p-MOSFET at two different gate biases. The abnonnal noise peak observed in these devices is therefore a characteristic of plasma damage and indicates generation of near interfacial oxide traps of a particular time constant due to the plasma etch processes.
Results and Discussion
A closer examination of Figs. 1-3 reveals that the gate bias dependence of the abnormal noise peak in nand p-channel MOSFETs is because of the differences in the standard noise behavior between n-and p-MOSFETs explained it using the argument that trap density across the band gap varies with energy, and even though there is no intrinsic spatial non-uniformity of the traps, band bending with increasing gate voltage will "pull down" the traps, effectively causing a non-uniform distribution. The values of 'q' are shown in Figures 1 and 2 for NMOS and PMOS respectively for two different gate voltages. From our results, we also see a clear increase in the noise power with gate bias in p-channel transistors while no such dependence is observed in the case of NMOS. These results for the standard l/f noise part agree well with the results of Chang et al [7] , who have characterized samples fabricated by 12 different manufacturers for their universal l/f noise behavior and concluded that flicker noise in n-channel devices follows carrier density fluctuation and shows no gate bias dependence, while pchannel devices exhibit strong gate bias dependence and the mobility fluctuation can explain the results.
After taking into account the effect of gate bias dependence from the above models on the standard l/f noise part in the characteristics of n-and p-channel MOSFET results shown in Figs. 1 to 3 , and also considering the 10 % margin of error which had been estimated for our experimental setup, the plasma induced noise peak, to fust order, does not show any regular dependence of gate bias. Since the plasma etching process creates non-uniform potentials across the wafer, the unbalanced particle current flows through the gate oxide initial VT values for both n-and p-MOSFETs in addition to degrading the initial g, . The higher degradation in contact modules is essentially due to the cumulative effect of poly, metal and contact hole etch processes. While the poly and metal modules are sensitive to only poly etching and the metal level processes (metal etch, metal resist strip, and interlevel dielectric deposition) respectively, the contact modules yield accumulated damage from the poly etch, contact hole etch and metal-1 etch processes. This accumulated damage due to the individual plasma processes basically shows up as the increased interface degradation in contact modules as can be seen from Figs 4 and 5, which shows up as negative charge in inversion for NMOS and positive charge in inversion for PMOS, which accounts for the higher VT magnitude observed in Virgin contact modules, as well as a higher degradation in gm. We also see a clear antenna dependence for the degradation.
The antenna with a ratio 70,000 is a comb-structured antenna designed to study edge damage. Our results therefore clearly bring out the point that, plasma damage basically manifests itself as interface damage which does not get annealed out at the typically low post-metaliation anneal temperatures. After optimizing the gate bias to result in clear noise peak, one still does not see any clear correlation between the amount of degradation, as measured from the virgin MOSFET characteristics, and the abnormal noise peak properties for n-MOSFETs. However, a clear correlation is observed in the case of p-MOSFETs. The noise peak magnitude is higher for the contact modules and increases with antenna ratio in p-MOS. Further low-temperature measurements and stress experiments are underway to understand this behavior.
Conclusions
Flicker noise properties due to plasma damage are studied in this work. It has been shown that plasma damage creates an abnormal noise peak in the virgin MOS transistors indicating a generation of near interfacial oxide traps about 1-5 A away from the interface. The interface damage due to plasma etch processes is also verified using transconductance and the VT degradation in the virgin MOS transistors as a function of antenna ratio. 
